Categories
Archives
- May 2013
- April 2013
- March 2013
- February 2013
- January 2013
- December 2012
- November 2012
- October 2012
- September 2012
- August 2012
- July 2012
- June 2012
- May 2012
- April 2012
- March 2012
- February 2012
- January 2012
- December 2011
- November 2011
- October 2011
- September 2011
- August 2011
- July 2011
- June 2011
- May 2011
- April 2011
- March 2011
- February 2011
- January 2011
- December 2010
- November 2010
- October 2010
- September 2010
- August 2010
- July 2010
- June 2010
- May 2010
- April 2010
- March 2010
- February 2010
- January 2010
- December 2009
- November 2009
- October 2009
- September 2009
- August 2009
- July 2009
- June 2009
Log In
Tag Archives: Low-Power
Want a peek over the shoulders during a real low-power microcontroller debate? Must-read info for all designers of low-power, microcontroller-based systems!
Recently, I published a blog post on my EDA360 Insider blog about the ARM Cortex-M0 processor core and its expected influence on mixed-signal, low-power IC design. (See “What effect does the ARM Cortex-M0 core have on mixed-signal microcontroller design?”) As … Continue reading
Posted in ARM, Low-Power, Microcontroller
Tagged ARM, Low-Power, M0, Microchip, microcontroller, PIC
Leave a comment
Jan Rabaey’s remarkable short course in Low-Power Design Essentials, Part 4
Note: This blog entry is the final installment of four covering Professor Jan Rabaey’s excellent short course in low power design given at the January, 2012 meeting of the Santa Clara Valley Chapter of the IEEE Solid State Circuits Society. … Continue reading
Laser Spike Annealing of Nickel in Nanometer CMOS ICs Cuts Leakage 10x
One of the sad facts of life for nanometer silicon has been the rise of leakage current as device geometries shrink. At 65nm, CMOS leakage currents roughly equal operating currents, making it virtually impossible to reduce overall operating current by … Continue reading
Posted in CMOS, Design, EDA, Green Design, Low-Power, SOC
Tagged CMOS, EDA, leakage, Low-Power, process_technology, SOC
Leave a comment
Green Chips in Newport Beach
Yesterday, I moderated a panel on green chip design in Newport Beach at the 7th International SOC Conference. Chances are you didn’t see or hear any of it because there were only 100 people at this conference in total. That’s … Continue reading
System-level design provides maximum control over power
Yesterday morning at DAC, Mentor Graphics rolled out a system-design tool called Vista (I guess Microsoft isn’t using that name any more). Mentor’s Vista is based on the OSCI TML 2.0 transaction-level modeling standard, which Mentor has adopted as a … Continue reading
Posted in Design, EDA, ESL, Low-Power
Tagged architectural-level design, Low-Power, simulation, TLM
1 Comment
