Category Archives: ESL

What do Superman, ASIC and SOC Design, and Newport Beach have in common?

Hi. Do you design ASICs or SOCs? Do you work on a team that designs ASICs or SOCs? Do you manage a team that designs ASICs or SOCs? Let me ask you a question then. What’s the one thing you … Continue reading

Posted in Design, EDA, ESL, Low-Power | Leave a comment

System-level design provides maximum control over power

Yesterday morning at DAC, Mentor Graphics rolled out a system-design tool called Vista (I guess Microsoft isn’t using that name any more). Mentor’s Vista is based on the OSCI TML 2.0 transaction-level modeling standard, which Mentor has adopted as a … Continue reading

Posted in Design, EDA, ESL, Low-Power | Tagged , , , | 1 Comment

DAC’s Free Monday Returns to San Francisco. Apply Now. DAC’s in Three Weeks.

John Cooley’s DeepChip email this morning reports that EDAC, the consortium of EDA vendors, has decided to underwrite the long-time tradition of Free Monday at DAC which is coming up on July 27-less than three weeks from now. DAC’s at … Continue reading

Posted in EDA, ESL, Low-Power | Tagged , , | Leave a comment