Monthly Archives: May 2013

Where is the next factor of 10 in energy reduction coming from?

Over the last decade chip engineers have come up with a large number of techniques to reduce power consumption: clock gating; power gating; multi-VDD; dynamic, even adaptive voltage and frequency scaling; multiple power-down modes; and of course scaling to ever … Continue reading

Posted in Energy Efficiency, Power management | Tagged , , | Leave a comment